

69-01-00

A

Please type a plus sign (+) inside this box → ☐

Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL <small>(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))</small>	Attorney Docket No. 1662-27300 (P00-3094)
	First Inventor or Application Identifier Shubhendu S. MUKHERJEE
	Title Priority Rules For Reducing Network Message Routing Latency
	Express Mail Label No. EL497841483US

APPLICATION ELEMENTS <small>See MPEP chapter 600 concerning utility patent application contents</small>	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
1. <input checked="" type="checkbox"/> * Fee Transmittal Form (e.g., PTO/SB/17) <small>(Submit an original and a duplicate for fee processing)</small> 2. <input checked="" type="checkbox"/> Specification [Total Pages 39] <small>(preferred arrangement set forth below)</small> - Descriptive title of the Invention (plus cover sheet) - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure 3. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) [Total Sheets 7] 4. Oath or Declaration [Total Pages 2] a. <input checked="" type="checkbox"/> Newly executed (original or copy) b. <input type="checkbox"/> Copy from a prior application (37 C.F.R. § 1.63(d)) <small>(for continuation/divisional with Box 16 completed)</small> i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).	5. <input type="checkbox"/> Microfiche Computer Program (Appendix) 6. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence Submission <small>(if applicable, all necessary)</small> a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (identical to computer copy) c. <input type="checkbox"/> Statement verifying identity of above copies ACCOMPANYING APPLICATION PARTS 7. <input checked="" type="checkbox"/> Assignment Papers (cover sheet & document(s)) 8. <input type="checkbox"/> 37 C.F.R. § 3.73(b) Statement of Power of Attorney <small>(when there is an assignee)</small> 9. <input type="checkbox"/> English Translation Document (if applicable) 10. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 [Copies of IDS Citations] 11. <input type="checkbox"/> Preliminary Amendment 12. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) <small>(Should be specifically itemized)</small> * Small Entity 13. <input type="checkbox"/> Statement(s) filed in prior application, Status still proper and desired <small>(PTO/SB/09-12)</small> 14. <input type="checkbox"/> Certified Copy of Priority Document(s) <small>(if foreign priority is claimed)</small> 15. <input type="checkbox"/> Other:

*** NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).**

16. If a **CONTINUING APPLICATION**, check appropriate box, and supply the requisite information below and in a preliminary amendment

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. _____

Prior application information Examiner _____ Group / Art Unit _____

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label 23505 or ☒ Correspondence address below
(Insert Customer No. or Attach bar code label here)

Name	Jonathan M. Harris				
	Conley, Rose & Tayon, P.C.				
Address	PO Box 3267				
City	Houston	State	TX	Zip Code	77253-3267
Country	USA	Telephone	713-238-8000	Fax	713-238-8008

Name (Print/Type)	Jonathan M. Harris	Registration No. (Attorney/Agent)	44,144
Signature	<i>Jonathan M. Harris</i>	Date	August 31, 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**FEE TRANSMITTAL
for FY 2000**

Patent fees are subject to annual revision.
Small Entity payments must be supported by a small entity statement,
otherwise large entity fees must be paid. See Forms PTO/SB/09-12.
See 37 C.F.R. §§ 1.27 and 1.28

TOTAL AMOUNT OF PAYMENT (\$) 880.00

Complete if Known

Application Number	NOT YET ASSIGNED
Filing Date	CONCURRENTLY HEREWITH
First Named Inventor	Shubhendu S. MUKHERJEE et al.
Examiner Name	UNKNOWN
Group / Art Unit	UNKNOWN
Attorney Docket No.	1662-27300 (P00-3094)

METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to.

Deposit Account Number 03-2630

Deposit Account Name Compaq Computer Corporation

☒ Charge Any Additional Fee Required Under 37 CFR §§ 1.16 and 1.17

2. ☐ Payment Enclosed:
☐ Check ☐ Money Order ☐ Other

FEE CALCULATION**1. BASIC FILING FEE**

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
101 690	201 345	Utility filing fee	690.00
106 310	206 155	Design filing fee	
107 480	207 240	Plant filing fee	
108 690	208 345	Reissue filing fee	
114 150	214 75	Provisional filing fee	

SUBTOTAL (1) (\$) 690.00

2. EXTRA CLAIM FEES

Total Claims	Extra Claims	Fee from below	Fee Paid
24	-20** = 4	18.00	72.00
4	-3** = 1	78.00	78.00
Multiple Dependent			00.00

**or number previously paid, if greater, For Reissues, see below

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
103 18	203 9	Claims in excess of 20	
102 78	202 39	Independent claims in excess of 3	
104 260	204 130	Multiple dependent claim, if not paid	
109 78	209 39	** Reissue independent claims over original patent	
110 18	210 9	** Reissue claims in excess of 20 and over original patent	

SUBTOTAL (2) (\$) 150.00

FEE CALCULATION (continued)**3. ADDITIONAL FEES**

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
105 130	205 65	Surcharge - late filing fee or oath	
127 50	227 25	Surcharge - late provisional filing fee or cover sheet	
139 130	139 130	Non-English specification	
147 2,520	147 2,520	For filing a request for reexamination	
112 920*	112 920*	Requesting publication of SIR prior to Examiner action	
113 1,840*	113 1,840*	Requesting publication of SIR after Examiner action	
115 110	215 55	Extension for reply within first month	
116 380	216 190	Extension for reply within second month	
117 870	217 435	Extension for reply within third month	
118 1,360	218 680	Extension for reply within fourth month	
128 1,850	228 925	Extension for reply within fifth month	
119 300	219 150	Notice of Appeal	
120 300	220 150	Filing a brief in support of an appeal	
121 260	221 130	Request for oral hearing	
138 1,510	138 1,510	Petition to institute a public use proceeding	
140 110	240 55	Petition to revive - unavoidable	
141 1,210	241 605	Petition to revive - unintentional	
142 1,210	242 605	Utility issue fee (or reissue)	
143 430	243 215	Design issue fee	
144 580	244 290	Plant issue fee	
122 130	122 130	Petitions to the Commissioner	
123 50	123 50	Petitions related to provisional applications	
126 240	126 240	Submission of Information Disclosure Stmt	
581 40	581 40	Recording each patent assignment per property (times number of properties)	40.00
146 690	246 345	Filing a submission after final rejection (37 CFR § 1.129(a))	
149 690	249 345	For each additional invention to be examined (37 CFR § 1.129(b))	
Other fee (specify) _____			
Other fee (specify) _____			
SUBTOTAL (3) (\$) 40.00			

* Reduced by Basic Filing Fee Paid

SUBMITTED BY

Name (Print/Type) Jonathan M. Harris

Registration No. 44,144
(Attorney/Agent)**Complete (if applicable)**

Telephone (713) 238-8000

Signature

Date August 31, 2000

WARNING:

Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR UNITED STATES LETTERS PATENT

**PRIORITY RULES FOR REDUCING
NETWORK MESSAGE ROUTING LATENCY**

By:

Shubhendu S. Mukherjee
43 Gates Street
Framingham, Massachusetts 01702
Citizenship: India

Richard E. Kessler
30 Thetland Drive
Shrewsbury, Massachusetts 01545
Citizenship: U.S.A.

Steve Lang
359 Taylor Road
Stow, Massachusetts 01775
Citizenship: U.S.A.

David A.J. Webb, Jr.
34 Floyd Hill Road
Groton, Massachusetts 01450
Citizenship: U.S.A.

PRIORITY RULES FOR REDUCING NETWORK MESSAGE ROUTING LATENCY

5

CROSS-REFERENCE TO RELATED APPLICATIONS

This application relates to the following commonly assigned co-pending applications entitled:

10

“Apparatus And Method For Interfacing A High Speed Scan-Path With Slow-Speed Test Equipment,” Serial No. _____, filed August 31, 2000, Attorney Docket No. 1662-23700;

“Rotary Rule And Coherence Dependence Priority Rule,” Serial No. _____, filed August 31, 2000, Attorney Docket No. 1662-27300; “Speculative Scalable Directory Based Cache Coherence

Protocol,” Serial No. _____, filed August 31, 2000, Attorney Docket No. 1662-27400;

15

“Scalable Efficient I/O Port Protocol,” Serial No. _____, filed August 31, 2000, Attorney Docket No. 1662-27500; “Efficient Translation Buffer Miss Processing For Applications Using

Large Pages In Systems With A Large Range Of Page Sizes By Eliminating Page Table Level,”

Serial No. _____, filed August 31, 2000, Attorney Docket No. 1662-27600; “Fault

Containment And Error Recovery Techniques In A Scalable Multiprocessor,” Serial No.

20

_____, filed August 31, 2000, Attorney Docket No. 1662-27700; “Speculative Directory

Writes In A Directory Based Cache Coherent Nonuniform Memory Access Protocol,” Serial No.

_____, filed August 31, 2000, Attorney Docket No. 1662-27800; “Special Encoding Of

Known Bad Data,” Serial No. _____, filed August 31, 2000, Attorney Docket No. 1662-

27900; “Broadcast Invalidate Scheme,” Serial No. _____, filed August 31, 2000, Attorney

25

Docket No. 1662-28000; “Programmable DRAM Address Mapping Mechanism,” Serial No.

_____, filed August 31, 2000, Attorney Docket No. 1662-28200; “Mechanism To Enforce

Memory Read/Write Fairness, Avoid Tristate Bus Conflicts, And Maximize Memory Bandwidth,”
Serial No. _____, filed August 31, 2000, Attorney Docket No. 1662-29200; “An Efficient
Address Interleaving With Simultaneous Multiple Locality Options,” Serial No. _____, filed
August 31, 2000, Attorney Docket No. 1662-29300; “A High Performance Way Allocation
5 Strategy For A Multi-Way Associative Cache System,” Serial No. _____, filed August 31,
2000, Attorney Docket No. 1662-29400; “Method And System For Absorbing Defects In High
Performance Microprocessor With A Large N-Way Set Associative Cache,” Serial No.
_____, filed August 31, 2000, Attorney Docket No. 1662-29500; “A Method For Reducing
Directory Writes And Latency In A High Performance, Directory-Based, Coherency Protocol,”
10 Serial No. _____, filed August 31, 2000, Attorney Docket No. 1662-29600; “Mechanism To
Reorder Memory Read And Write Transactions For Reduced Latency And Increased Bandwidth,”
Serial No. _____, filed August 31, 2000, Attorney Docket No. 1662-30800; “Look-Ahead
Mechanism To Minimize And Manage Bank Conflicts In A Computer Memory System,” Serial
No. _____, filed August 31, 2000, Attorney Docket No. 1662-30900; “Computer Resource
15 Management And Allocation System,” Serial No. _____, filed August 31, 2000, Attorney
Docket No. 1662-31000; “Input Data Recovery Scheme,” Serial No. _____, filed August 31,
2000, Attorney Docket No. 1662-31100; “Fast Lane Prefetching,” Serial No. _____, filed
August 31, 2000, Attorney Docket No. 1662-31200; “Mechanism For Synchronizing Multiple
Skewed Source-Synchronous Data Channels With Automatic Initialization Feature,” Serial No.
20 _____, filed August 31, 2000, Attorney Docket No. 1662-31300; “Mechanism To Control
The Allocation Of An N-Source Shared Buffer,” Serial No. _____, filed August 31, 2000,
Attorney Docket No. 1662-31400; and “Chaining Directory Reads And Writes To Reduce DRAM

Bandwidth In A Directory Based CC-NUMA Protocol,” Serial No. _____, filed August 31,
2000, Attorney Docket No. 1662-31500, all of which are incorporated by reference herein.

**STATEMENT REGARDING FEDERALLY SPONSORED
RESEARCH OR DEVELOPMENT**

Not applicable.

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention generally relates to a multiprocessing computer system that uses superscalar microprocessors in a networked environment for message passing. More particularly, the invention relates to a distributed shared memory multiprocessing computer system that incorporates message passing priority rules to reduce network message routing latency.

Background of the Invention

Distributed computer systems typically comprise multiple computers connected to each other by a communications network. In some distributed computer systems, networked computers can access shared data. Such systems are sometimes known as parallel computers. If a large number of computers are networked, the distributed system is considered to be “massively” parallel. One advantage of a massively parallel computer is that it can solve complex computational problems in a reasonable amount of time.

In such systems, the memories of the computers are collectively known as a Distributed Shared Memory (“DSM”). It is a problem to ensure that the data stored in the DSM is accessed in

a coherent manner. Coherency, in part, means that only one microprocessor can modify any part of the data at any one time, otherwise the state of the system would be nondeterministic.

Recently, DSM systems have been built as a cluster of Symmetric Multiprocessors (“SMP”). In SMP systems, shared memory can be implemented efficiently in hardware since the microprocessors are symmetric (*e.g.*, identical in construction, in operation) and operate on a single, shared microprocessor bus. Symmetric Multiprocessor systems have good price/performance ratios with four or eight microprocessors. However, because of the specially designed bus that makes message passing between the microprocessors a bottleneck, it is difficult to scale the size of an SMP system beyond twelve or sixteen microprocessors.

It is desired to construct large scale DSM systems using microprocessors connected by a network. The goal is to allow microprocessors to efficiently share the memories so that data fetched by one program executed on a first microprocessor from memory attached to a second microprocessor is immediately available to all microprocessors.

DSM systems function by using message passing to maintain the coherency of the shared memory distributed throughout the multiprocessing computer system. A message is composed of packets that contain identification information and data. Control of message routing is distributed throughout the system so that each message traveling through the multiprocessing computer system is locally controlled by the particular microprocessor visited. Message passing can reduce system performance since delays in transmission of message packets can slow down program execution. Delays in transmission can occur because of high latency due to congestion in the network (*i.e.*, many messages trying to go through the limited physical connections of the networks). This type of congestion can cause tremendous performance degradation that can result in high overall program execution times.

Prior art methods and systems to solve the problem of high network message routing latency typically involve implementing complex hardware solutions resulting in small performance improvements. These systems have resulted in message routing algorithms requiring a great amount of hardware, increasing cost without corresponding performance improvements to justify the cost. Prior art hardware solutions cause network oscillations in the DSM system since new packets injected into the network slow down old and long haul packets. Long haul packets are message packets that take more than a couple of hops to reach their destination, a hop being the passing of a message between two microprocessors. This builds up congestion in different parts of the network. As congestion clears up, various microprocessors in prior art DSM systems inject more packets into the network. This causes the congestion to build up again, thereby creating oscillatory behavior in the DSM system. Therefore, a new system and method to reduce network message routing latency and resulting network oscillations is needed that results in higher performance but reduced hardware costs and complexity.

BRIEF SUMMARY OF THE INVENTION

The problems noted above are solved in large part by a distributed shared memory multiprocessing computer system that includes a plurality of microprocessors, with each microprocessor including router logic to route message packets prioritized in importance by the type of message packet, age of the message packet, and the source of the message packet. The microprocessors are connected together by network input ports and network output ports to form a computer network. Each of the network input ports connect to corresponding local arbiters in the router that are able to select a message packet from the message packets waiting at the network input port. The router also contains a starvation timer to indicate when a message packet is starved

and must be given priority over non-starved packets for dispatch. In addition to the network ports, the microprocessor also contains microprocessor input ports and microprocessor output ports. Microprocessor ports allow microprocessor hardware functional units (other than the router) along with I/O devices connected to the microprocessor to connect to other microprocessors in the network through the network ports. The microprocessor input ports are each coupled to corresponding local arbiters in the router. Each of the local arbiters is able to select a message packet among the message packets waiting at the microprocessor input port. Global arbiters in the router connected to the network output ports and microprocessor output ports select a message packet from message packets nominated by the local arbiters of the network input ports and microprocessor input ports.

The local arbiters connected to each network input port or microprocessor input port will request service from an output port global arbiter for a message packet based on the type of message packet if the message packet is ready to be dispatched. The priority of message packet types in an input port buffer from highest priority to lowest priority is preferably: Block Response packet type, Acknowledgment packet type, Invalidation Broadcast packet type, Forward packet type, Request packet type, Write I/O packet type, and Read I/O packet type.

The global arbiter at an output port selects and transmits through the output port a message packet nominated by the local arbiter of an input port if the output port is idle. The global arbiter selects the input port based on the priority of the input port relative to other input ports. Network input ports north input port, south input port, west input port, and east input port have higher priority than microprocessor input ports Cbox input port, Zbox0 input port, Zbox1 input port, and I/O input port. If multiple network input ports are requesting the same output port or multiple microprocessor input ports are requesting the same output port, a Least-Recently-Granted priority

algorithm selects the input port from the network input ports or microprocessor input ports to gain access to the output port.

BRIEF DESCRIPTION OF THE DRAWINGS

5 For a detailed description of the preferred embodiments of the invention, reference will now be made to the accompanying drawings in which:

Figure 1 shows a system diagram of a plurality of microprocessors coupled together;

Figures 2a and 2b show a block diagram of the microprocessors of Figure 1;

10 Figure 3 shows a block diagram of the routing box that routes packets in the microprocessor shown in Figures 2a and 2b;

Figure 4 shows the preferred embodiment of the local arbiter algorithm to prioritize network packet traffic for the input ports shown in Figure 3;

Figure 5 shows the preferred embodiment of the global arbiter algorithm to prioritize network packet traffic at the output ports shown in Figure 3; and

15 Figure 6 shows one example of starvation for a message packet in a microprocessor of the multiprocessing computer system caused by the arbitration mechanisms implemented for local and global arbitration and one solution.

NOTATION AND NOMENCLATURE

20 Certain terms are used throughout the following description and claims to refer to particular system components. As one skilled in the art will appreciate, computer companies may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following discussion and in the claims, the terms

“including” and “comprising” are used in an open-ended fashion, and thus should be interpreted to mean “including, but not limited to...”. Also, the term “couple” or “couples” is intended to mean either an indirect or direct electrical connection. Thus, if a first device couples to a second device, that connection may be through a direct electrical connection, or through an indirect electrical connection via other devices and connections.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to Figure 1, in accordance with the preferred embodiment of the invention, computer system 90 comprises one or more microprocessors 100 coupled to a memory 102 and an input/output (“I/O”) controller 104. As shown, computer system 90 includes 12 microprocessors 100, each microprocessor coupled to a memory and an I/O controller. Each microprocessor preferably includes four ports for connection to adjacent microprocessors. The inter-processor ports are designated “North,” “South,” “East,” and “West” in accordance with the well-known Manhattan grid architecture. As such, each microprocessor 100 can be connected to four other microprocessors. The microprocessors on both end of the system layout wrap around and connect to microprocessors on the opposite side to implement a 2D torus-type connection. Although 12 microprocessors 100 are shown in the exemplary embodiment of Figure 1, any desired number of microprocessors (*e.g.*, 256) can be included.

The I/O controller 104 provides an interface to various input/output devices such as disk drives 105 and 106 as shown. Data from the I/O devices thus enters the 2D torus via the I/O controllers.

In accordance with the preferred embodiment, the memory 102 preferably comprises RAMbus™ memory devices, but other types of memory devices can be used if desired. The

capacity of the memory devices 102 can be any suitable size. Further, memory devices 102 preferably are coupled to the microprocessor through a Rambus Interface Memory Modules ("RIMMs").

In general, computer system 90 can be configured so that any microprocessor 100 can access its own memory 102 and I/O devices, as well as the memory and I/O devices of all other microprocessors in the network. Preferably, the computer system may have dedicated physical connections between each microprocessor resulting in low interprocessor communication times and improved memory and I/O device access reliability. If dedicated physical connections are not present between each pair of microprocessors, a pass-through or bypass path is preferably implemented in each microprocessor that permits accesses to a microprocessor's memory and I/O devices by another microprocessor through one or more pass-through microprocessors.

Referring now to Figures 2a and 2b, each microprocessor 100 preferably includes an instruction cache 110, an instruction fetch, issue and retire unit ("Ibox") 120, an integer execution unit ("Ebox") 130, a floating-point execution unit ("Fbox") 140, a memory reference unit ("Mbox") 150, a data cache 160, an L2 instruction and data cache control unit ("Cbox") 170, a level L2 cache 180, two memory controllers ("Zbox0" and "Zbox1") 190, and an interprocessor and I/O router unit ("Rbox") 200. The following discussion describes each of these units.

Each of the various functional units 110-200 contains control logic that communicate with various other control logic as shown in Figures 2a and 2b. The instruction cache control logic 110 communicates with the Ibox 120, Cbox 170, and L2 Cache 180. In addition to communicating with the instruction cache 110, the Ibox control logic 120 communicates with Ebox 130, Fbox 140 and Cbox 170. The Ebox 130 and Fbox 140 control logic both communicate with the Mbox 150,

which in turn communicates with the data cache 160 and Cbox 170. The Cbox control logic also communicates with the L2 cache 180, Zboxes 190, and Rbox 200.

Referring still to Figures 2a and 2b, the Ibox 120 preferably includes a fetch unit 121 which contains a virtual program counter (“VPC”) 122, a branch predictor 123, an instruction-stream translation buffer (“ITB”) 124, an instruction predecoder 125, a retire unit 126, decode and rename registers 127, an integer instruction queue 128, and a floating point instruction queue 129. Generally, the VPC 122 maintains virtual addresses for instructions that are in flight. An instruction is said to be “in-flight” from the time it is fetched until it retires or aborts. The Ibox 120 can accommodate as many as 80 instructions, in 20 successive fetch slots, in flight between the decode and rename registers 127 and the end of the pipeline. The VPC preferably includes a 20-entry table to store these fetched VPC addresses.

The Ibox 120 uses the branch predictor 123 to handle branch instructions. A branch instruction requires program execution either to continue with the instruction immediately following the branch instruction if a certain condition is met, or branch to a different instruction if the particular condition is not met. Accordingly, the outcome of a branch instruction is not known until the instruction is executed. In a pipelined architecture, a branch instruction (or any instruction for that matter) may not be executed for at least several, and perhaps many, clock cycles after the fetch unit in the microprocessor fetches the branch instruction. In order to keep the pipeline full, which is desirable for efficient operation, the microprocessor preferably includes branch prediction logic that predicts the outcome of a branch instruction before it is actually executed (also referred to as “speculating”). The branch predictor 123, which receives addresses from the VPC queue 122, preferably bases its speculation on short and long-term history of prior instruction branches. As such, using branch prediction logic, a microprocessor’s fetch unit can speculate the outcome of

a branch instruction before it is actually executed. The speculation, however, may or may not turn out to be accurate. That is, the branch predictor logic may guess wrong regarding the direction of program execution following a branch instruction. If the speculation proves to have been accurate, which is determined when the microprocessor executes the branch instruction, then the next instructions to be executed have already been fetched and are working their way through the pipeline.

If, however, the branch speculation performed by the branch predictor 123 turns out to have been wrong (referred to as “misprediction” or “misspeculation”), many or all of the instructions behind the branch instruction may have to be flushed from the pipeline (*i.e.*, not executed) because of the incorrect fork taken after the branch instruction. Branch predictor 123 uses any suitable branch prediction algorithm, however, that results in correct speculations more often than misspeculations, and the overall performance of the microprocessor is better (even in the face of some misspeculations) than if speculation was turned off.

The Instruction Translation Buffer (“ITB”) 124 couples to the instruction cache 110 and the fetch unit 121. The ITB 124 comprises a 128-entry, fully-associative instruction-stream translation buffer that is used to store recently used instruction-stream address translations and page protection information. Preferably, each of the entries in the ITB 124 may be 1, 8, 64 or 512 contiguous 8-kilobyte (KB) pages or 1, 32, 512, 8192 contiguous 64-kilobyte pages. The allocation scheme used for the ITB 124 is a round-robin scheme, although other schemes can be used as desired.

The predecoder 125 reads an octaword (16 contiguous bytes) from the instruction cache 110. Each octaword read from instruction cache may contain up to four naturally aligned instructions per cycle. Branch prediction and line prediction bits accompany the four instructions fetched by the predecoder 125. The branch prediction scheme implemented in branch predictor

123 generally works most efficiently when only one branch instruction is contained among the four fetched instructions. The predecoder 125 predicts the instruction cache line that the branch predictor 123 will generate. The predecoder 125 generates fetch requests for additional instruction cache lines and stores the instruction stream data in the instruction cache.

5 Referring still to Figures 2a and 2b, the retire unit 126 fetches instructions in program order, executes them out of order, and then retires (also called “committing” an instruction) them in order. The Ibox 120 logic maintains the architectural state of the microprocessor by retiring an instruction only if all previous instructions have executed without generating exceptions or branch mispredictions. An exception is any event that causes suspension of normal instruction execution.

10 Retiring an instruction commits the microprocessor to any changes that the instruction may have made to the software accessible registers and memory. The microprocessor 100 preferably includes the following three machine code accessible hardware units: integer and floating-point registers, memory, and internal microprocessor registers. The retire unit 126 of the preferred embodiment can retire instructions at a sustained rate of eight instructions per cycle, and can retire

15 as many as 11 instructions in a single cycle.

The decode and rename registers 127 contains logic that forwards instructions to the integer and floating-point instruction queues 128, 129. The decode and rename registers 127 preferably perform the following two functions. First, the decode and rename registers 127 eliminates register write-after-read (“WAR”) and write-after-write (“WAW”) data dependency while preserving true

20 read-after-write (“RAW”) data dependencies. This permits instructions to be dynamically rescheduled. Second, the decode and rename registers 127 permits the microprocessor to speculatively execute instructions before the control flow previous to those instructions is resolved.

The logic in the decode and rename registers 127 preferably translates each instruction's operand register specifiers from the virtual register numbers in the instruction to the physical register numbers that hold the corresponding architecturally-correct values. The logic also renames each instruction destination register specifier from the virtual number in the instruction to a physical register number chosen from a list of free physical registers, and updates the register maps. The decode and rename register logic can process four instructions per cycle. Preferably, the logic in the decode and rename registers 127 does not return the physical register, which holds the old value of an instruction's virtual destination register, to the free list until the instruction has been retired, indicating that the control flow up to that instruction has been resolved.

If a branch misprediction or exception occurs, the register logic backs up the contents of the integer and floating-point rename registers to the state associated with the instruction that triggered the condition, and the fetch unit 121 restarts at the appropriate Virtual Program Counter ("VPC"). Preferably, as noted above, 20 valid fetch slots containing up to 80 instructions can be in flight between the registers 127 and the end of the microprocessor's pipeline, where control flow is finally resolved. The register 127 logic is capable of backing up the contents of the registers to the state associated with any of these 80 instructions in a single cycle. The register logic 127 preferably places instructions into the integer or floating-point issue queues 128, 129, from which they are later issued to functional units 130 or 136 for execution.

The integer instruction queue 128 preferably includes capacity for 20 integer instructions.

The integer instruction queue 128 issues instructions at a maximum rate of four instructions per cycle. The specific types of instructions processed through queue 128 include: integer operate commands, integer conditional branches, unconditional branches (both displacement and memory formats), integer and floating-point load and store commands, Privileged Architecture Library

(“PAL”) reserved instructions, integer-to-floating-point and floating-point-integer conversion commands.

Referring still to Figures 2a and 2b, the integer execution unit (“Ebox”) 130 includes Arithmetic Logic Units (“ALUs”) 131, 132, 133, and 134 and two integer register files 135. Ebox 130 preferably comprises a 4-path integer execution unit that is implemented as two functional-unit “clusters” labeled 0 and 1. Each cluster contains a copy of an 80-entry, physical-register file and two subclusters, named upper (“U”) and lower (“L”). As such, the subclusters 131-134 are labeled U0, L0, U1, and L1. Bus 137 provides cross-cluster communication for moving integer result values between the clusters.

The subclusters 131-134 include various components that are not specifically shown in Figure 2a. For example, the subclusters preferably include four 64-bit adders that are used to calculate results for integer add instructions, logic units, barrel shifters and associated byte logic, conditional branch logic, a pipelined multiplier for integer multiply operations, and other components known to those of ordinary skill in the art.

Each entry in the integer instruction queue 128 preferably asserts four request signals—one for each of the Ebox 130 subclusters 131, 132, 133, and 134. A queue entry asserts a request when it contains an instruction that can be executed by the subcluster, if the instruction’s operand register values are available within the subcluster. The integer instruction queue 128 includes two arbiters—one for the upper subclusters 132 and 133 and another arbiter for the lower subclusters 131 and 134. Each arbiter selects two of the possible 20 requesters for service each cycle. Preferably, the integer instruction queue 128 arbiters choose between simultaneous requesters of a subcluster based on the age of the request—older requests are given priority over newer requests. If a given instruction requests both lower subclusters, and no older instruction requests a lower

subcluster, then the arbiter preferably assigns subcluster 131 to the instruction. If a given instruction requests both upper subclusters, and no older instruction requests an upper subcluster, then the arbiter preferably assigns subcluster 133 to the instruction.

The floating-point instruction queue 129 preferably comprises a 15-entry queue and issues the following types of instructions: floating-point operates, floating-point conditional branches, floating-point stores, and floating-point register to integer register transfers. Each queue entry preferably includes three request lines—one for the add pipeline, one for the multiply pipeline, and one for the two store pipelines. The floating-point instruction queue 129 includes three arbiters—one for each of the add, multiply, and store pipelines. The add and multiply arbiters select one requester per cycle, while the store pipeline arbiter selects two requesters per cycle, one for each store pipeline. As with the integer instruction queue 128 arbiters, the floating-point instruction queue arbiters select between simultaneous requesters of a pipeline based on the age of the request—older request are given priority. Preferably, floating-point store instructions and floating-point register to integer register transfer instructions in even numbered queue entries arbitrate for one store port. Floating-point store instructions and floating-point register to integer register transfer instructions in odd numbered queue entries arbitrate for the second store port.

Floating-point store instructions and floating-point register to integer register transfer instructions are queued in both the integer and floating-point queues. These instructions wait in the floating-point queue until their operand register values are available from the floating-point execution unit (Fbox) registers. The instructions subsequently request service from the store arbiter. Upon being issued from the floating-point queue 129, the instructions signal the corresponding entry in the integer queue 128 to request service. Finally, upon being issued from the integer queue 128, the operation is completed.

The integer registers 135, 136 preferably contain storage for the microprocessor's integer registers, results written by instructions that have not yet been retired, and other information as desired. The two register files 135, 136 preferably contain identical values. Each register file preferably includes four read ports and six write ports. The four read ports are used to source
5 operands to each of the two subclusters within a cluster. The six write ports are used to write results generated within the cluster or another cluster and to write results from load instructions.

The floating-point execution queue ("Fbox") 129 contains a floating-point add, divide and square-root calculation unit 142, a floating-point multiply unit 144 and a register file 146. Floating-point add, divide and square root operations are handled by the floating-point add, divide
10 and square root calculation unit 142 while floating-point operations are handled by the multiply unit 144.

The register file 146 preferably provides storage for 72 entries including 31 floating-point registers and 41 values written by instructions that have not yet been retired. The Fbox register file 146 contains six read ports and four write ports (not specifically shown). Four read ports are used
15 to source operands to the add and multiply pipelines, and two read ports are used to source data for store instructions. Two write ports are used to write results generated by the add and multiply pipelines, and two write ports are used to write results from floating-point load instructions.

Referring still to Figure 2a, the Mbox 150 controls the L1 data cache 160 and ensures architecturally correct behavior for load and store instructions. The Mbox 150 preferably contains
20 a datastream translation buffer ("DTB") 151, a load queue ("LQ") 152, a store queue ("SQ") 153, and a miss address file ("MAF") 154. The DTB 151 preferably comprises a fully associative translation buffer that is used to store data stream address translations and page protection information. Each of the entries in the DTB 151 can map 1, 8, 64, or 512 contiguous 8-KB pages.

The allocation scheme preferably is round-robin, although other suitable schemes could also be used. The DTB 151 also supports an 8-bit Address Space Number (“ASN”) and contains an Address Space Match (“ASM”) bit. The ASN is an optionally implemented register used to reduce the need for invalidation of cached address translations for process-specific addresses when a context switch occurs.

The LQ 152 preferably is a reorder buffer used for load instructions. It contains 32 entries and maintains the state associated with load instructions that have been issued to the Mbox 150, but for which results have not been delivered to the microprocessor and the instructions retired. The Mbox 150 assigns load instructions to LQ slots based on the order in which they were fetched from the instruction cache 110, and then places them into the LQ 152 after they are issued by the integer instruction queue 128. The LQ 152 also helps to ensure correct memory reference behavior for the microprocessor.

The SQ 153 preferably is a reorder buffer and graduation unit for store instructions. It contains 32 entries and maintains the state associated with store instructions that have been issued to the Mbox 150, but for which data has not been written to the data cache 160 and the instruction retired. The Mbox 150 assigns store instructions to SQ slots based on the order in which they were fetched from the instruction cache 110 and places them into the SQ 153 after they are issued by the integer instruction unit 128 until they are retired, at which point the store can be allowed to update the data cache 160. The LQ 152 also helps to ensure correct memory reference behavior for the microprocessor.

The MAF 154 preferably comprises a 16-entry file that holds physical addresses associated with pending instruction cache 110 and data cache 160 fill requests and pending input/output (“I/O”) space read transactions.

Microprocessor 100 preferably includes two on-chip primary-level (“L1”) instruction and data caches 110 and 160, and single secondary-level, unified instruction/data (“L2”) cache 180 (Figure 2b). The L1 instruction cache 110 preferably is a 64-KB virtual-addressed, two-way set-associative cache. Prediction is used to improve the performance of the two-way set-associative cache without slowing the cache access time. Each instruction cache block preferably contains a plurality (preferably 16) instructions, virtual tag bits, an address space number, an address space match bit, a one-bit PALcode bit to indicate physical addressing, a valid bit, data and tag parity bits, four access-check bits, and predecoded information to assist with instruction processing and fetch control.

The L1 data cache 160 preferably is a 64-KB, two-way set associative, virtually indexed, physically tagged, write-back, read/write allocate cache with 64-byte cache blocks. During each cycle the data cache 160 preferably performs one of the following transactions: two quadword (or shorter) read transactions to arbitrary addresses, two quadword write transactions to the same aligned octaword, two non-overlapping less-than quadword writes to the same aligned quadword, one sequential read and write transaction from and to the same aligned octaword. Preferably, each data cache block contains 64 data bytes and associated quadword ECC bits, physical tag bits, valid, dirty, shared, and modified bits, tag parity bit calculated across the tag, dirty, shared, and modified bits, and one bit to control round-robin set allocation. The data cache 160 is organized to contain two sets, each with 512 rows containing 64-byte blocks per row (*i.e.*, 32 KB of data per set). The microprocessor 100 uses two additional bits of virtual address beyond the bits that specify an 8-KB

page in order to specify the data cache row index. A given virtual address might be found in four unique locations in the data cache 160, depending on the virtual-to-physical translation for those two bits. The microprocessor 100 prevents this aliasing by keeping only one of the four possible translated addresses in the cache at any time.

5 The L2 cache 180 preferably is a 1.75-MB, seven-way set associative write-back mixed instruction and data cache. Preferably, the L2 cache holds physical address data and coherence state bits for each block.

Referring now to Figure 2b, the L2 instruction and data cache control unit ("Cbox") 170 controls the L2 instruction and data cache 190 and system ports. As shown, the Cbox 170 contains a fill buffer 171, a data cache victim buffer 172, a system victim buffer 173, a cache miss address file ("CMAF") 174, a system victim address file ("SVAF") 175, a data victim address file ("DVAF") 176, a probe queue ("PRBQ") 177, a requester miss-address file ("RMAF") 178, a store to I/O space ("STIO") 179, and an arbitration unit 181.

15 The fill buffer 171 preferably in the Cbox is used to buffer data that comes from other functional units outside the Cbox. The data and instructions get written into the fill buffer and other logic units in the Cbox process the data and instructions before sending to another functional unit or the L1 cache. The data cache victim buffer ("VDF") 172 preferably stores data flushed from the L1 cache or sent to the System Victim Data Buffer 173. The System Victim Data Buffer ("SVDB") 173 is used to send data flushed from the L2 cache to other microprocessors in the system and to memory. Cbox Miss-Address File ("CMAF") 174 preferably holds addresses of L1 cache misses. CMAF updates and maintains the status of these addresses. The System Victim-Address File ("SVAF") 175 in the Cbox preferably contains the addresses of all SVDB data

entries. Data Victim-Address File ("DVAF") 176 preferably contains the addresses of all data cache victim buffer ("VDF") data entries.

The Probe Queue ("PRBQ") 177 preferably comprises a 18-entry queue that holds pending system port cache probe commands and addresses. This queue includes 10 remote request entries, 8 forward entries, and lookup L2 tags and requests from the PRBQ content addressable memory ("CAM") against the RMAF, MAF, and SVAF. Requestor Miss-Address Files ("RMAF") 178 in the Cbox preferably accepts requests and responds with data or instructions from the L2 cache. Data accesses from other functional units in the microprocessor, other microprocessors in the computer system or any other devices that might need data out of the L2 cache are sent to the RMAF for service. The Store Input/Output ("STIO") 179 preferably transfer data from the local microprocessor to I/O cards in the computer system. Finally, arbitration unit 181 in the Cbox preferably arbitrates between load and store accesses to the same memory location of the L2 cache and informs other logic blocks in the Cbox and computer system functional units of the conflict.

Referring still to Figure 2b, microprocessor 100 preferably includes dual, integrated Rambus memory controllers 190 (Zbox0 and Zbox1). Each Zbox 190 controls 4 or 5 channels of information flow with the main memory 102 (Figure 1). Each Zbox preferably includes a front-end directory in-flight table ("DIFT") 191, a middle mapper 192, and a back end 193. The front-end DIFT 191 performs a number of functions such as managing the microprocessor's directory-based memory coherency protocol, processing request commands from the Cbox 170 and Rbox 200, sending forward commands to the Rbox, sending response commands to and receiving packets from the Cbox and Rbox, and tracking up to 32 in-flight transactions. The front-end DIFT 191 also sends directory read and write requests to the Zbox and conditionally updates directory information based on request type, Local Probe Response ("LPR") status and directory state.

The middle mapper 192 maps the physical address into Rambus device format by device, bank, row, and column. The middle mapper 192 also maintains an open-page table to track all open pages and to close pages on demand if bank conflicts arise. The mapper 192 also schedules Rambus transactions such as timer-base request queues. The Zbox back end 193 preferably
5 packetizes the address, control, and data into Rambus format and provides the electrical interface to the Rambus devices themselves.

The Rbox 200 provides the interfaces to as many as four other microprocessors and one I/O controller 104 (Figure 1). The inter-processor interfaces are designated as North ("N"), South ("S"), East ("E"), and West ("W") and provide two-way communication between adjacent
10 microprocessors.

Referring now to Figure 3, in accordance with the preferred embodiment of the invention, the Rbox 200 includes network input ports 330 and microprocessor input ports 340 for input of message packets into the Rbox. The network input ports 330 preferably comprise a North input port ("NIP") 332, South input port ("SIP") 334, West input port ("WIP") 336, and East input port
15 ("EIP") 338 that permits one-way inbound message passing between microprocessors. The microprocessor input ports 340 preferably include Cbox input port 342, Zbox0 input port 344, Zbox1 input port 346, and I/O input port 348 for message packet transfers from the microprocessor's functional units as well as transfers from an I/O ASIC external to the microprocessor. Figure 3 further shows a set of local arbiters 320 for each of the input ports. The
20 input ports are connected to the Rbox output ports through a preset hardwired interconnection network 325 that connects the input port to each of the output ports shown in Figure 3. The output ports preferably comprise network output ports 360 and microprocessor output ports 370. In the preferred embodiment, the network output ports include North output port ("NOP") 362, South

output port (“SOP”) 364, West output port (“WOP”) 366, and East output port (“EOP”) 372. The microprocessor output ports preferably consist of Local0 output port 374, Local1 output port 376, and I/O output port 378. In the preferred embodiment, each input port connects to a buffer 310 that in turn connects to a pair of local arbiters 320. Each output port preferably connects to a global
5 arbiter 350.

Network input ports 330 preferably are used to transfer message packets between microprocessors in the DSM system. The microprocessor input ports 340 including Cbox input port 342, Zbox0 input port 344, and Zbox1 input port 346 preferably are used by the Rbox to receive messages from the functional units in the microprocessor that are destined for functional
10 units in other microprocessors or I/O devices connected to the given microprocessor or other microprocessors. The I/O input port 348 is used to transfer messages from I/O devices connected to the microprocessor to the functional units in the same microprocessor or other microprocessors. I/O input port 348 also transfers messages from I/O devices connected to the microprocessor to other I/O devices attached to the same microprocessor or other microprocessors. Each of the input
15 ports connects to a buffer 310. Every buffer connects to two local arbiters 320 that permits two packet transfers to proceed simultaneously in each of two output directions from each input port buffer. Each of the local arbiters nominate a packet destined to an output port. Preferably, local arbitration prioritizes message packets according to the natural dependence priority that exists in the memory coherence protocol described in greater detail below.

20 Network output ports 360 send packets to other superscalar microprocessors in the distributed shared memory computer system. The Local0 output port 374 and Local1 output port 376 direct message packets either to the Cbox or Zboxes of the microprocessor. I/O output port 378 transmits message packets to I/O devices connected to the superscalar microprocessor. Global

arbiters for each output port after receiving nominations from the input port local arbiter prioritizes a message packet based on the particular input port that it originated from as described in greater detail below.

Figure 4 describes the preferred embodiment of the algorithm implemented in local arbiter 320 for the input ports of the Rbox in the DSM multiprocessor system. The local arbitration algorithm also known as Memory Coherence Dependence Priority rule in the preferred embodiment functions so that packets are prioritized according to the following order: Block Responses, Acknowledgment, Invalidation Broadcast, Forwards, Requests, Write I/Os and Read I/Os (with Block Responses having the highest priority). According to these predefined coherence priorities, a Block Response packet is always generated in response to a Request, giving higher priority to Block Responses. This clears up older packets first before allowing new packets to proceed. In contrast, prior art systems use a Least-Recently-Granted local arbitration policy that gives equal priority to all message packet types.

The preferred method of prioritizing incoming message packets in the local arbiter based on type is shown in Figure 4. In step 420, the local arbiter determines whether a Block Response packet is ready to depart the Rbox. The local arbiter examines all entries in the buffer 310 to determine the types of message packets that are present. If one or more Block Response packets are ready for departure, the local arbiter requests service for one of these packets from the global arbiter of the appropriate output port, as shown in step 490, and returns to the start, step 410. If no Block Response packets are ready for departure, the local arbiter determines whether one or more Acknowledgment packets is ready (as shown in step 430) for departure to an output port and, if so, requests service for one of these packets from the global arbiter. If no Acknowledgment packets are ready for departure, then the local arbiter determines whether one or more Invalidation

Broadcast packets are ready, step 440, and, if so, requests service for one of these packets from the global arbiter, step 490. If no Invalidation Broadcast packets are ready for departure from the input port buffer then the local arbiter determines whether one or more Forward packets is ready for departure, step 450, and, if so, requests service for one of these packets from the global arbiter of the output port, step 490. If no Forward packets are ready for departure from the input buffer then the local arbiter determines whether one or more Request packets are ready, step 460, and, if so, requests service for one of these packets from the global arbiter, step 490. If no Request packets are ready for departure from the input buffer, the local arbiter determines whether one or more Write I/O packets is ready for departure, step 470, and, if so, requests service for one of these packets from the global arbiter of the output port, step 490. Finally, if no Write I/O packets are ready for departure, then the local arbiter determines whether one or more Read I/O packets are ready for departure from the input buffer and, if so, requests service for one of these packets from the global arbiter of the output port, step 490. If no Read I/O packets are ready for departure from the input buffer then the local arbiter simply returns to Start in step 410 and determines whether one or more Block Response packets are present in the input buffer and ready for departure, step 420. Because two local arbiters are present for each input buffer, this allows two packet transfers to proceed simultaneously in each of two output directions for each input port and buffer.

The algorithm shown in Figure 4 reduces the average overall time needed for a packet to travel through the computer network by using a priority label for each packet type. Using prior art Least-Recently-Granted methods of packet routing and scheduling, network message packet traffic oscillates from congestion to free flow because old packets get blocked behind new packets injected into the network. This builds up congestion in different parts of the network because the congestion is not symmetric. Because of the congestion, average microprocessor link utilization

starts to drop. As the congestion clears up, the average microprocessor link utilization rises again. However, at the same time, microprocessors inject more new packets in the network causing the congestion to build up and repeat the oscillation.

The oscillatory behavior of the network appears to be caused predominantly by long resident and long haul Block Response message packets. In the preferred embodiment, Block Responses reside longer than Request or Forward message packets because they are more than six times larger than Request or Forward message packets. The solution described for local arbitration in the preferred embodiment makes Block Response message packets the highest priority packet to be scheduled by the local arbiter thus reducing overall microprocessor link congestion.

Turning now to Figure 5, the global arbiters 350 shown in Figure 3 for each output port in the Rbox receive message packet nominations from the local arbiters of each input port. The message packets can loosely be labeled into two generic classes. The first class is message packets arriving from a network input port such as the North, South, East or West input ports that have originated from another microprocessor in the multiprocessing computer system. The second generic class is packets arriving from local ports such as Cbox, Zbox0, Zbox1 or an I/O port, that originate from functional units within the microprocessor itself or attached I/O devices. For global arbitration, packets arriving from a network input port receive higher priority over packets arriving from microprocessor input ports. This rule is in contrast with the default global arbitration rule that arbitrates for input ports in a Least-Recently-Granted fashion. Prioritizing the packets from network input ports instead of choosing input ports in a Least-Recently-Granted fashion clears up older packets existing in the network before new packets are injected from the microprocessors. This allows faster removal of congestion and consequent reduction in network oscillations.

In the preferred embodiment, each global arbiter maintains a priority list that captures the priority order of the input ports from which the global arbiter chooses its packets. Each global arbiter is hardwired to a set of input ports and thus in its priority list must determine whether a particular packet is from a network input port and give this packet higher priority over packets arriving from microprocessor input ports. A global arbiter will choose a packet from the North input port, if the North input port has a packet waiting and ready and has the highest priority over all other network input ports. After scheduling a packet's departure from a network input port, the global arbiter minimizes the priority of that network input port in its priority list. This allows it to implement a modified Least-Recently-Granted policy within the network input ports and the microprocessor input ports. To implement this algorithm, the priority list must be loaded with the correct priority order, that is network input ports have higher priority over microprocessor input ports. Then after scheduling the packet's departure, the global arbiter must minimize the priority of that input port within its port category. Thus, in the earlier example, the global arbiter would make the North input port have the lowest priority among the network input ports, but the North input port's priority would still be higher than the priority of the microprocessor input ports. In other words, the global arbiter would give higher priority to the network input ports over the microprocessor input ports, but it would use Least-Recently-Granted policy within the four network input ports and four microprocessor input ports.

Figure 5 shows the global arbiter algorithm for a possible state of the priority list. Because of the lack of output buffers and for other reasons, transmission of a message packet through the output port into another microprocessor link may require a much larger amount of time as compared to the time to transfer the same message packet within the microprocessor. Because no output buffer is present, a message packet accepted by the output port must be transmitted through

the output port without any buffering. After completion of a prior arbitration 505, the global arbiter determines whether a network input port local arbiter is requesting service (step 515). If so, the global arbiter in step 520 determines whether the North input port has nominated a packet and if so, in step 525 sends the message packet from the North input port through the output port. The global arbiter then goes to the next arbitration 595. If the message packet is not from the North input port, the global arbiter determines if any message packet has been nominated by the South input port (step 530) and, if so, transmits the message packet through the output port (step 535). If no message packets have been nominated by the South input port, the global arbiter determines whether any message packets are present in the West input port (step 540) and, if so, sends a message packet through the output port (step 545). Finally, if no message packets are present in the West input port, because step 515 indicated that one network input port local arbiter was requesting service and because the only port remaining is the East input port, the global arbiter transmits the message packet nominated by the East input port through the output port (step 555). The global arbiter then goes to the next arbitration (step 595). In step 515, if a network input port local arbiter is not requesting service, then the global arbiter determines whether a microprocessor input port local arbiter is requesting service (step 560). If the microprocessor input port local arbiter is not requesting service then the global arbiter goes to the next arbitration (step 595). If a microprocessor input port local arbiter is requesting service, the global arbiter determines whether the Cbox input port has nominated a packet and, if so, transmits the message packet from the Cbox input port (step 565) through the output port (step 570) and goes to the next arbitration (step 595). If a Cbox input port is not requesting service then the global arbiter determines whether the Zbox0 input port (step 575) has nominated a message packet and, if so, sends the message packet through the output port (step 580) of the Rbox. If a Zbox0 input port is not requesting service from the

global arbiter of the output port then the global arbiter determines whether a Zbox1 input port (step 585) is requesting service to transmit a message packet through the output port and, if so, sends the message packet through the output port (step 590). If a Zbox1 is not requesting service from the output port, because step 560 indicated that one microprocessor input port local arbiter was
5 requesting service and because the only port remaining is the I/O input port, the global arbiter transmits the message packet nominated by the I/O input port through the output port (step 598) . The global arbiter then goes to the next arbitration (step 595). The algorithm of Figure 5 shows that a global arbiter gives priority to packets from network input ports over packets from microprocessor input ports and performs Least-Recently-Granted scheduling between network input ports (steps 515-555) and Least-Recently-Granted scheduling between microprocessor input ports (steps 560-598) to transmit packets.

The local and global arbiters shown in Figure 3 and described in Figures 4 and 5 prior to transmitting a message packet must perform a combination of several readiness tests to determine whether a packet can be scheduled from an input port's buffer to an output port. These tests are:

- 15 • Check if the network can accept the message packet. This is needed because the network runs at least 1.5 times slower than the preferred embodiment of the superscalar microprocessor clock.
- Check whether the same message packet is selected by both the local arbiters for an input port. Because the local arbiters for each input port operate independently (except
20 for this test), they can select the same message packet from the same input port.
- Check if the input port buffer has a valid message packet type.
- Check if the output port is busy.

- Check if the destination can accept this message packet (*i.e.*, has a free buffer for this class of message packets).
- Check if a packet waiting at a input port buffer is starved. If so, the antistarvation mechanism described below is triggered.

5 Preferably, the local and global arbiter algorithms shown in Figures 4 and 5 are implemented in hardware and execute in parallel for each of the input and output ports. Hardware execution results in high performance for the microprocessor of the preferred embodiment.

10 The local and global arbiter algorithms shown in Figures 4 and 5 may result in starvation of a message packet that is denied transmission access through the input port or an output port because of its low priority. This type of starvation can occur because the global arbiters always give requests from network input ports priority over requests from microprocessor input ports. Thus, a steady stream of message packets from network input ports could indefinitely block a packet waiting in a microprocessor input port. A similar starvation scenario exists for local arbiters because they always give priority to certain packet types over other packet types. Thus, a steady supply of message packets of one packet type could indefinitely block a packet of a lower-priority type.

15 Another type of starvation arises because a message packet is never ready for dispatch and no request is ever made to a local arbiter or global arbiter on its behalf. This starvation scenario can arise because the local and global arbiter's decisions are independent of each other. Figure 6 shows an example of the starvation scenario. Two packet streams arrive at the East and West input ports. The packet stream from the East input port is destined toward the North output port, while the packet stream at the West input port is destined toward the South output port. However, the West input port also has a starved packet, 625, destined for the North output port stuck at the

beginning of its input queue. Initially, both the East and West local arbiters nominate packets 1e and 1w, respectively, for the North output port, 605 and 630. Assuming that the global arbiter at the North output port selects packet 1e, as indicated by the assertion of East IP buffer busy signal 610 and 612, in the next cycle, the local arbiter at the West input port would notice that the North output port is busy. Consequently, it will nominate packet 2w for departure through the South output port 635. The South output port global arbiter will select packet 2w as indicated by the assertion of West IP buffer busy signal 640. Unfortunately, when the North output port becomes free because packet 1e has departed, the West input port is still busy delivering packet 2w to the South output port, 642. Consequently, the North global arbiter selects the packet 2e, as indicated by the assertion of the East IP buffer busy signal 620, nominated by the East input port, 615. When the West input port finally becomes free of packet 2w, it again finds the North output port busy, 622. Hence, it selects the subsequent packet, *i.e.*, packet 3w, 645, for departure through the South output port, as indicated by the assertion of the West IP buffer busy signal 650 and 652. If packet streams continue to arrive in this fashion, packet 1w will be stuck forever in West input port's queue.

To solve the starvation problem, the Rbox in each microprocessor maintains for each type of packet a current color for the incoming packet. All incoming packets are assigned the current color. The current color flips between 0 and 1. Unless one or more packets of a given packet type waiting in an input port were assigned the color to which the current color is about to flip to, the current color for a given packet type flips periodically. These two per type colors allow the Rbox to distinguish between potentially starved and new packets. Thus, packets with non-current colors are older packets that can get starved.

To determine if older packets are starved, each type of packet also has a starvation timer that counts down from a maximum value to zero. Whenever a starvation timer expires (and the Rbox enters the starvation mode), it indicates that packets have resided for a somewhat long time without being dispatched. At this point, the buffers beyond the Rbox that will receive the packet when the packet is dispatched from an output port are reserved for starved message packets of the packet type. Reserving buffers for starved packets guarantees that the starved packets will get dispatched after a finite amount of time.

The above solution is deadlock free, but is not sufficient to prevent starvation because the pathway out of the input port where the packet is waiting and the pathway out of the output port through which it is to be dispatched may never be free at the same time. Consequently, a second mechanism is needed to dispatch packets whenever the target buffer of a starved packet is free. The microprocessor of the preferred embodiment uses an additional timer per type called a drain timer, which gets activated whenever a starvation timer has expired and the target buffer of a starved packet of the corresponding class is free. When any drain timer of any type expires (and the Rbox enters the drain mode), the Rbox dispatches only packets with non-current color. The Rbox is guaranteed to make forward progress because in the drain mode, it must be able to dispatch at least one packet. When there are no more starved packets with free target buffers, the Rbox leaves drain mode, but remains in starvation mode as long as starved packets remain, only to return to drain mode if any of their target buffers become free.

Obviously, the frequency with which the starvation and drain timers expire can have a profound affect on the performance of Rbox. If these timers expire frequently in the absence of starvation, then they will continuously reserve their destination output ports and destination input

buffers. This will prevent other packets from making progress particularly in the drain mode until the starvation has cleared.

The above discussion is meant to be illustrative of the principles and various embodiments of the present invention. Numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims be interpreted to embrace all such variations and modifications.

5

25379.01/1662 27300

CLAIMS

What is claimed is:

- 1 1. A distributed multiprocessing computer system, with a plurality of microprocessors, which
2 comprise:
3 a router to route message packets between said microprocessors, and wherein said router
4 prioritizes message packets based upon type of message packet, age of the message packet, and
5 source of the message packet; and
6 a plurality of network input ports and network output ports connecting said plurality of
7 microprocessors to form a computer network, wherein each of said network input ports couples to
8 one or more associated local arbiters in the router, each of said local arbiters operable to select a
9 message packet among message packets waiting at the network input port.
- 1 2. The distributed multiprocessing computer system of claim 1 wherein said router includes a
2 plurality of starvation timers that indicate when a message packet must be immediately dispatched.
- 1 3. The distributed multiprocessing computer system of claim 1 wherein said microprocessor
2 further includes a plurality of microprocessor input ports and microprocessor output ports that
3 allow the exchange of message packets between hardware functional units in the microprocessor
4 and between microprocessors.
- 1 4. The distributed multiprocessing computer system of claim 3 wherein each of said
2 microprocessor input ports couples to local arbiters in the router, each of said local arbiters able to
3 select a message packet among message packets waiting at the microprocessor input port.

1 5. The distributed multiprocessing computer system of claim 4 wherein each of said network
2 output ports and microprocessor output ports couples to a global arbiter in the router that selects a
3 message packet from message packets nominated by the local arbiters of said network input ports
4 and microprocessor input ports.

1 6. The computer system of claim 5 wherein if a first message packet type is ready to be
2 dispatched from the network input port or microprocessor input port, the local arbiter requests
3 service for the first message packet type from the global arbiter of the destination network output
4 port or microprocessor output port.

1 7. The computer system of claim 6 wherein if a second message packet type is ready to be
2 dispatched from the network input port or microprocessor input port, the local arbiter requests
3 service for the second message packet type from the global arbiter of the destination network
4 output port or microprocessor output port.

1 8. The computer system of claim 7 wherein if a third message packet type is ready to be
2 dispatched from the network input port or microprocessor input port, the local arbiter requests
3 service for the third message packet type from the global arbiter of the destination network output
4 port or microprocessor output port.

1 9. The computer system of claim 8 wherein if a fourth message packet type is ready to be
2 dispatched from the network input port or microprocessor input port, the local arbiter requests

3 service for the fourth message packet type from the global arbiter of the destination network output
4 port or microprocessor output port.

1 10. The computer system of claim 9 wherein if a fifth message packet type is ready to be
2 dispatched from the network input port or microprocessor input port, the local arbiter requests
3 service for the fifth message packet type from the global arbiter of the destination network output
4 port or microprocessor output port.

1 11. The computer system of claim 10 wherein if a sixth message packet type is ready to be
2 dispatched from the network input port or microprocessor input port, the local arbiter requests
3 service for the sixth message packet type from the global arbiter of the destination network output
4 port or microprocessor output port.

1 12. The computer system of claim 11 wherein if a seventh message packet type is ready to be
2 dispatched from the network input port or microprocessor input port, the local arbiter requests
3 service for the seventh message packet type from the global arbiter of the destination network
4 output port or microprocessor output port.

1 13. The computer system of claim 5 wherein said network output port global arbiter or
2 microprocessor output port global arbiter selects said message packet Least-Recently-Granted from
3 the network input ports, then Least-Recently-Granted from the microprocessor input ports if said
4 network output port or microprocessor output port is idle.

1 14. A method of routing messages in a distributed multiprocessing computer system to reduce
2 routing latency, comprising:

3 selecting a message packet at each of a plurality of microprocessor router input ports from
4 message packets buffered at each input port based on the type of message packet; and

5 transmitting from an idle microprocessor router output port a message packet chosen from
6 the plurality of selected microprocessor router input port message packets, said message packet
7 chosen for transmission by the output port based on the microprocessor router input port priority.

1 15. The method of claim 14 wherein said selecting a message packet includes the step of:

2 determining if a Block Response packet is ready to be dispatched from the input port
3 buffer; and

4 if the Block Response packet is ready, selecting the Block Response packet.

1 16. The method of claim 15 wherein said selecting a message packet includes the step of:

2 if no Block Response packet is ready, determining if a Acknowledgment packet is ready to
3 be dispatched from the input port buffer; and

4 if the Acknowledgment packet is ready, selecting the Acknowledgment packet.

1 17. The method of claim 16 wherein said selecting a message packet includes the step of:

2 if no Acknowledgment packet is ready, determining if an Invalidation Broadcast packet is
3 ready to be dispatched from the input port buffer; and

4 if the Invalidation Broadcast packet is ready, selecting the Invalidation Broadcast packet.

1 18. The method of claim 17 wherein said selecting a message packet includes the step of:
2 if no Invalidation Broadcast packet is ready, determining if a Forward packet is ready to be
3 dispatched from the input port buffer; and
4 if the Forward packet is ready, selecting the Forward packet.

1 19. The method of claim 18 wherein said selecting a message packet includes the step of:
2 if no Forward packet is ready, determining if a Request packet is ready to be dispatched
3 from the input port buffer; and
4 if the Request packet is ready, selecting the Request packet.

1 20. The method of claim 19 wherein said selecting a message packet includes the step of:
2 if no Request packet is ready, determining if a Write I/O packet is ready to be dispatched
3 from the input port buffer; and
4 if the Write I/O packet is ready, selecting the Write I/O packet.

1 21. The method of claim 20 wherein said selecting a message packet includes the step of:
2 if no Write I/O packet is ready, determining if a Read I/O packet type is ready to be
3 dispatched from the input port buffer; and
4 if the Read I/O packet is ready, selecting the Read I/O packet.

1 22. The method of claim 14 wherein said transmitting a message packet includes the step of
2 prioritizing said message packet Least-Recently-Granted from network input ports, then Least-

3 Recently-Granted from microprocessor input ports, wherein said network input ports and said
4 microprocessor input ports are microprocessor router input ports.

1 23. A distributed multiprocessing computer system, comprising:

2 means for selecting a message packet at each of a plurality of microprocessor router input
3 ports from message packets buffered at each input port based on the type of message packet; and

4 means for transmitting from an idle microprocessor router output port a message packet
5 chosen from the plurality of selected microprocessor router input port message packets, said
6 message packet chosen for transmission by the output port based on the microprocessor router
7 input port priority.

1 24. A distributed multiprocessing computer system, with a plurality of microprocessors, which
2 comprise:

3 a router to route message packets between said microprocessors, and wherein said router
4 prioritizes message packets based upon type of message packet, age of the message packet, and
5 source of the message packet;

6 a plurality of network input ports and network output ports connecting said plurality of
7 microprocessors to form a computer network, wherein each of said network input ports couples to
8 one or more associated local arbiters in the router, each of said local arbiters operable to select a
9 message packet among message packets waiting at the network input port;

10 wherein each of said microprocessors further includes a plurality of microprocessor input
11 ports and microprocessor output ports that allow the exchange of message packets between
12 hardware functional units in the microprocessor and between microprocessors; and

13 a disk drive coupled to each of said plurality of microprocessors.

ABSTRACT

A system and method is disclosed for reducing network message passing latency in a distributed multiprocessing computer system that contains a plurality of microprocessors in a computer network, each microprocessor including router logic to route message packets prioritized in importance by the type of message packet, age of the message packet, and the source of the message packet. The microprocessors each include a plurality of network input ports connected to corresponding local arbiters in the router. The local arbiters are each able to select a message packet from the message packets waiting at the associated network input port. Microprocessor input ports and microprocessor output ports in the microprocessor allow the exchange of message packets between hardware functional units in the microprocessor and between microprocessors. The microprocessor input ports are similarly each coupled to corresponding local arbiters in the router. Each of the local arbiters is able to select a message packet among the message packets waiting at the microprocessor input port. Global arbiters in the router connected to the network output ports and microprocessor output ports select a message packet from message packets nominated by the local arbiters of the network input ports and microprocessor input ports. The local arbiters connected to each network input port or microprocessor input port will request service from a output port global arbiter for a message packet based on the message packet type if the message packet is ready to be dispatched.




FIG. 1




FIG. 2a




FIG. 2b





Figure 3

Local
Arbiter

Figure 4



Global Arbiter




Figure 5







Figure 6

DECLARATION

SOLE/JOINT INVENTOR
ORIGINAL/SUBSTITUTE/CIP

As a below named inventor, I hereby declare that: my residence, post office address, and citizenship are as stated below next to my name. I believe I am the original, first, and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: "PRIORITY RULES FOR REDUCING NETWORK MESSAGE ROUTING LATENCY", as described in the specification attached.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; that I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application; that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representative or assigns more than twelve months prior to this application; and that I acknowledge the duty to disclose information of which I am aware which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations § 1.56(a). Such information is material when it is not cumulative to information already of record or being made of record in the application, and

- (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) it refutes, or is inconsistent with, a position the applicant has taken or may take in:



- (i) opposing an argument of unpatentability relied on by the Office, or
- (ii) asserting an argument of patentability.

I hereby claim foreign priority benefits under Title 35, United States Code § 119 of any foreign application(s) for patent or inventor's certificates listed below and have also identified below any foreign application(s) having a filing date before that of the application(s) on which priority is claimed:

COUNTRY	APPLICATION NUMBER	DATE OF FILING	PRIORITY CLAIMED UNDER 35 USC 119
			<input type="checkbox"/> YES <input type="checkbox"/> NO

I hereby claim the benefit under Title 35 United States Code § 120 of any United States application(s) listed below and, insofar as any subject matter of any claim of this application is not disclosed in the prior United States Application, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations § 1.56(a) which occurred between the filing date of the prior application and the national PCT international filing date of this application.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE OR FIRST INVENTOR	INVENTOR'S SIGNATURE	DATE
Shubhendu S. MUKHERJEE		8/28/00
RESIDENCE	CITIZENSHIP	
43 Gates Street, Framingham, Massachusetts, 01702	INDIA	
POST OFFICE ADDRESS		
SAME AS ABOVE		
FULL NAME OF SECOND JOINT INVENTOR	INVENTOR'S SIGNATURE	DATE
Richard E. KESSLER		8/28/00
RESIDENCE	CITIZENSHIP	
30 Thetland Drive, Shrewsbury, Massachusetts, 01545	U.S.A.	
POST OFFICE ADDRESS		
SAME AS ABOVE		

Express Mail Label No. EL497841483US

Attorney Docket No. 1662-27300

Client Docket No. P00-3094

DECLARATION

**SOLE/JOINT INVENTOR
ORIGINAL/SUBSTITUTE/CIP**

FULL NAME OF THIRD JOINT INVENTOR	INVENTOR'S SIGNATURE	DATE
Steve LANG	<i>Steven Elton Lang</i>	8/28/00
RESIDENCE		CITIZENSHIP
359 Taylor Road, Stow, Massachusetts, 01775		U.S.A.
POST OFFICE ADDRESS		
SAME AS ABOVE		
FULL NAME OF FOURTH JOINT INVENTOR	INVENTOR'S SIGNATURE	DATE
David A.J. WEBB, Jr.	<i>David A. Webb Jr</i>	8/28/00
RESIDENCE		CITIZENSHIP
34 Floyd Hill Road, Groton, Massachusetts, 01450		U.S.A.
POST OFFICE ADDRESS		
SAME AS ABOVE		